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Abstract: An (n, k, r)-network is a triple N = (G, in, out) where G = (V, E) is a graph and
in, out are integral functions defined on V called input and output functions, such that for any v ∈ V ,
in(v)+out(v)+deg(v) ≤ 2r with deg(v) the degree of v in the graph G. The total number of inputs
is in(V ) =
∑
v∈V in(v) = n, and the total number of outputs is out(V ) =
∑
v∈V out(v) = n + k.
An (n, k, r)-network is valid, if for any faulty output function out′ (that is such that out′(v) ≤
out(v) for any v ∈ V , and out′(V ) = n), there are n edge-disjoint paths in G such that each vertex
v ∈ V is the initial vertex of in(v) paths and the terminal vertex of out′(v) paths.
We investigate the design problem of determining the minimum number of vertices in a valid
(n, k, r)-network and of constructing minimum (n, k, r)-networks, or at least valid (n, k, r)-networks
with a number of vertices close to the optimal value.
We first show 3n+k
2r−2+ 3r
2
k
≤ N (n, k, r) ≤
⌈
k+2
2r−2
⌉
n
2 . We prove a better upper bound when
r ≥ k/2: N (n, k, r) ≤ r−2+k/2r2−2r+k/2n + O(1). Finally, we give the exact value of N (n, k, r) when
k ≤ 6 and exhibit the corresponding networks.
Key-words: network design, on-board network, fault tolerance, vulnerability
∗ LaBRI, Université Bordeaux 1, 351 cours de la Libération, 33405 Talence cedex, France
Conception de réseaux embarqués tolérant aux pannes
Résumé : Un (n, k, r)-réseau est un triplet N = (G, in, out) où G = (V, E) est un graphe et in, out
des fonctions entières sur V appelées fonctions d’entrée et de sortie, telle que pour tout v ∈ V ,
in(v)+out(v)+deg(v) ≤ 2r avec deg(v) le degré de v dans le graphe G. Le nombre total d’entrées
est in(V ) =
∑
v∈V in(v) = n, et le nombre total de sorties est out(V ) =
∑
v∈V out(v) = n + k.
Un (n, k, r)-réseau est valide, si pour toute fonction de sortie avec pannes out′ (c’est à dire telle
que out′(v) ≤ out(v) pour tout v ∈ V , et out′(V ) = n), il existe n chemins arête-disjoints dans
G tels que chaque sommet v ∈ V est le sommet initial de in(v) chemins et le sommet terminal de
out′(v) chemins.
Nous cherchons à déterminer le nombre minimum de sommets d’un (n, k, r)-réseau valide et à
construire des (n, k, r)-réseaux valides avec un nombre de sommets optimal ou proche de l’optimal.
Nous montrons tout d’abord 3n+k
2r−2+ 3r
2
k
≤ N (n, k, r) ≤
⌈
k+2
2r−2
⌉
n
2 . Nous donnons ensuite une
meilleure borne supérieure lorsque r ≥ k/2: N (n, k, r) ≤ r−2+k/2r2−2r+k/2n + O(1). Enfin, nous
donnons la valeur exacte de N (n, k, r) lorsque k ≤ 6 et présentons les réseaux correspondant.
Mots-clés : conception de réseaux, réseaux embarqués, tolérance aux pannes, vulnérabilité
Design of fault-tolerant on-board network 3
1 Introduction
In this paper, we study networks having the following informal fault tolerance property: the network
interconnects a set of input ports (where signals enter the network) with a set of output ports (where
signals leave the network) and for any set of at most k output port failures, there exists a set of
edge-disjoint paths connecting the input ports to the non faulty output ports. The network is built
with degree 2r switches, links are bidirectional (undirected graph) and the paths connecting inputs
to outputs are link-disjoint.
This problem was originally motivated by a design problem raised by Alcatel Space Industries :
For this application, the interconnection network is embarqued on a satellite and connects the satel-
lite up links to the satellite down links. Before being transmitted downward, the signals must be
amplified, so the output ports are indeed connected to amplifiers. Along the time, amplifiers are sub-
ject to failure, and the designer must be able to guarantee that the network will tolerate some given
number k of amplifiers failures (which correspond to a high enough probability of survival during
the satellite life). Since the satellite cannot be maintained, this is done by adding redundant ampli-
fiers. Because each switching device induces a high over-cost, the aim is to minimize the number of
switches.
The problem was initially studied in [BDD02] (degree 4 switches, k ≤ 4 failures), and then in
[BPT01] (degree 4 switches, up to 12 failures), some variation of the problem in which there are two
kinds of inputs is considered in [BHT06, Hav06]. In this paper, we solve the problem for switches
with a general (even) number of ports.
Generalizing the definitions (n, k)-networks introduced in [BDD02] and [BPT01], we define
(n, k, r)-networks as follows : An (n, k, r)-network is a triple N = (G, in, out) where G = (V, E)
is a graph and in, out are integral functions defined on V called input and output functions, such that
for any v ∈ V , its number of ports por(v) defined by por(v) = in(v) + out(v) + deg(v) is at most
2r. (deg(v) denotes the degree of v in the graph G, that is the number of edges of G incident to v.)
An i|o-switch or switch of type i|o is a switch s connected to i inputs and o outputs, that is in(s) = i
and out(s) = o. The total number of inputs is in(V ) =
∑
v∈V in(v) = n, and the total number of
outputs is out(V ) =
∑
v∈V out(v) = n + k.
Any integral function out′ defined on V such that out′(v) ≤ out(v) for any v ∈ V , and
out′(V ) = n is called a faulty output function. Note that out(v) − out′(v) is the number of faults
at vertex v. An (n, k, r)-network is valid, if for any faulty output function out′, there are n edge-
disjoint paths in G such that each vertex v ∈ V is the initial vertex of in(v) paths and the terminal
vertex of out′(v) paths.
Let us denote the minimum number of vertices in a valid (n, k, r)-network by N (n, k, r). A
valid (n, k, r)-network with exactly N (n, k, r) vertices is called a minimum (n, k, r)-network.
The design problem consists of determining N (n, k, r) and of constructing minimum (n, k, r)-
networks, or at least valid (n, k, r)-networks with a number of vertices close to the optimal value.
We present now an example: We would like to construct valid (4, 4, 2)-networks. A first solution
is depicted in Figure 1. The network N1 is composed of eight switches ui, vi for 1 ≤ i ≤ 4. The
associated graph G = (V, E) is the grid 4× 2. The input and ouput functions are defined as follows:
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So, in(vi) = 1, in(ui) = 0 for 1 ≤ i ≤ 4 and out(v2) = out(v3) = 0, out(v1) = out(u2) =
out(u3) = out(v4) = 1, out(u1) = out(u4) = 2.
For any faulty ouput function out′, it is easy to see that there are 4 edge-disjoint paths in G such
that each vertex v ∈ V is the initial vertex of in(v) paths and the terminal vertex of out′(v) paths.
This implies that this network is valid. It follows that N (4, 4, 2) ≤ 8. But this solution is not best
possible. The network depicted in Figure 2 is valid and contains only five switches. Moreover we
can prove that N (4, 4, 2) = 5.
In this paper, we first give some general lower and upper bounds of N (n, k, r). We then give
some exact bounds when k ≤ 6 and some minimum networks. We prove the following bounds:
1. For any n, k, r, N (n, k, r) ≤
⌈
k+2
2r−2
⌉
n
2 .
2. For k ≥ 3 and r ≥ k/2, N (n, k, r) ≤ r−2+k/2r2−2r+k/2n + O(1).
3. For any n, k, r, 3n+k
2r−2+ 3r
2
k
≤ N (n, k, r).
4. For k ∈ {1, 2} and r ≥ 1, N (n, k, r) =
⌈
n
r−1
⌉
.
5. For k ∈ {3, 4} and r ≥ 3, N (n, k, r) = rr2−2 r+2n + Θ(1).
6. For k ∈ {5, 6} and r ≥ 7, N (n, k, r) = r+1r2−2r+3n + Θ(1).
2 Preliminaries
If k ≤ k′, we can easily obtain an (n, k, r)-network from an (n, k′, r)-network by removing an
arbitrary set of k′ − k outputs.
Proposition 1 If k ≤ k′ then N (n, k, r) ≤ N (n, k′, r).
Before we proceed with the lower and upper bounds on N (n, k, r), we make an observation on
the structure of (n, k, r)-networks. Free to add an edge between two unused ports as long as there
are two of them, we can assume without loss of generality that in an (n, k, r)-network all switches
have 2r ports, with an exception of one having 2r− 1 ports, if k is odd. Let ε(k) = 1 if k is odd and
0 otherwise.
Proposition 2 There is a minimum (n, k, r)-network with ε(k) switch with 2r − 1 ports and all the
others with 2r ports.
A switch with 2r − 1 ports is called defective. In the remainder of this paper, we assume that all
the switches of an (n, k, r)-network have 2r ports except has ε(k) which are defective.
INRIA
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2.1 Cut criterion
All the results that will be proved in this paper rely on Lemma 3, which gives us a necessary and
sufficient condition, called the cut criterion, for an (n, k, r)-network to be valid. It extends a result
of [BPT01] for r = 2 and easily follows from the Ford-Fulkerson Theorem [FF62](Theorem 1.1
p.38).
Let W be a set of switches of an (n, k, r)-network. in(W ) and out(W ) are its number of inputs
and outputs respectively: in(W ) =
∑
v∈W in(v) and out(W ) =
∑
v∈W out(v). Γ(W ) denotes the
edges with one endvertex in W and the other in W = V \ W and deg(W ) = |Γ(W )|.
The excess of W , denoted exc(W ), is defined by exc(W ) = deg(W ) − in(W ) + out(W ) −
min{out(W ), k}.
Lemma 3 (Cut criterion) An (n, k, r)-network is valid if and only if for every set of vertices W ⊂
V has non-negative excess, that is deg(W ) − in(W ) + out(W ) − min{out(W ), k} ≥ 0.
The proof of this lemma is identical to the proof of [BPT01]. We give it here for sake of com-
pleteness.
Proof Let out′ be a fixed faulty output function, then a supply/demand flow problem is defined
by an integral (not necessarily positive) demand at each vertex v. In our case, the demand of a vertex
v ∈ V is demand(v) = out′(v) − in(v). (Note that demand(V ) = 0, which is always the case for
supply/demand problems.) A variant of the Ford-Fulkerson Theorem states that the supply/demand
problem is feasible if and only if
∀W ⊂ V : deg(W ) ≥ demand(W ) = out′(W ) − in(W ) = in(W ) − out′(W ).
It follows that the (n, k, r) network is valid if and only if
∀W ⊂ V : deg(W ) ≥ in(W ) − min{out′(W ) | out′ faulty output function} (1)
By definition, min{out′(W ) | out′ faulty output function} is the minimum number of non-faulty
outputs in W . This minimum is attained either by choosing all the outputs in W to be faulty when
out(W ) ≤ k, or by choosing k outputs in W to be faulty when out(W ) ≥ k.
Hence, min{out′(W ) | out′ faulty output function} = out(W ) − min{out(W ), k}. The prop-
erty follows then from Equation (1). 2
In order to prove that a network is valid, by Lemma 3, we need to prove that every set of switches
has non-negative excess. We now prove that it is indeed sufficient to prove it for connected sets.
Lemma 4 If W is not connected and exc(W ) < 0 then W has a connected component W1 such
that exc(W1) < 0. Hence a network is valid if and only if every connected subset has non-negative
excess.
Proof Let Wi, 1 ≤ i ≤ l, be the connected component of W . Then exc(W ) =
∑l
i=1 exc(Wi).
So if exc(W ) < 0, one of the Wi has also negative excess. 2
We now strengthen again Lemma 4, by showing that to check that an (n, k, r)-network is valid
it is only necessary to check the cut criterion for essential set of vertices.
RR n° 5866
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Let N be an (n, k, r)-network. Let X be a set of S-switches. We denote by B(X) the set of blocks
adjacent to X . A set W of vertices of N is essential if there exists a proper subset X of S (i.e.
X 6= ∅ and X 6= S) such that W = X ∪
⋃
B∈B(X) B and W is connected.
Lemma 5 An (n, k, r)-network is valid if and only if every essential set of vertices has non-negative
excess.
Proof The proof follows easily the following assertion whose proof is straightforward:
Let W be a set of vertices of an (n, k, r)-network. Assume that W is adjacent to a vertex v /∈ W
such that deg(v) ≤ in(v) − out(v) + 2 then exc(W ∪ {v}) ≤ exc(W ).
Indeed every block-switch v satisfies deg(v) ≤ in(v) − out(v) + 2. 2
3 Upper bounds
In this section, we present two constructive processes which, from some specific valid networks,
allow us to construct some bigger valid networks.
3.1 First constructive process
In this process, we distinguish two cases following the parity of k.
3.1.1 First constructive process for even k
Construction. Let k be even. For i = 1, 2, let Ni = (Gi, ini, outi) be an (ni, k, r)-network with
a set Ai = {v1i , . . . , v
k/2
i } of k/2 switches in Ni connected to at least two outputs (i.e. outi(v
j
i ) ≥ 2
for 1 ≤ j ≤ k/2). We construct the (n1 + n2, k, r)-network N1 ⊕ N2 = (G, in, out) from N1
and N2 as follows: we remove on each v
j
i one output (out(v
j
i ) = outi(v
j
i ) − 1) and we add a link
between vj1 and v
j
2 for 1 ≤ j ≤ k/2. Let M = {v
j
1v
j
2 : 1 ≤ j ≤ k/2} be the set of added links. The
network N1 ⊕ N2 has s1 + s2 switches.
The following theorem is an extension of Theorem 9 of [BDD02].
Theorem 6 Let k be even. Let N1 be a valid (n1, k, r)-network with s1 switches and let N2 be a
valid (n2, k, r)-network with s2 switches both containing at least k/2 switches connected to at least
two ouputs. Then, N1 ⊕ N2 is a valid (n1 + n2, k, r)-network containing s1 + s2 switches.
Proof
By Lemma 4 we need to prove that for any set W of switches of N has non-negative excess that
is
deg(W ) ≥ in(W ) − out(W ) + min{out(W ), k}
Let W be a connected set of switches and for i = 1, 2 let Wi = V (Gi)∩W . We denote by e the
number of links of M between W1 and W2 and e1 (resp. e2) the number of links of M between W1
(resp. W2) and the switches of N2 (resp. N1) not in W2 (resp. W1).
INRIA
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By construction, we have the following:
out(W ) = out1(W1) + out2(W2) − e1 − e2 − 2e (2)
in(W ) = in1(W1) + in2(W2) (3)
deg(W ) = deg1(W1) + deg2(W2) + e1 + e2 (4)
Since Ni is valid, the cut criterion implies that :
degi(Wi) ≥ ini(Wi) − outi(Wi) + min{outi(Wi), k}
where degi(Wi) is the degree of Wi in Ni. We consider the cases following the value of min{outi(Wi), k}.
Case 1. Suppose that out1(W1) ≥ k and out2(W2) ≥ k. Hence the cut criterion implies that for
i = 1, 2, degi(Wi) ≥ ini(Wi) + k − outi(Wi) and so,
deg1(W1) + deg2(W2) ≥ in1(W1) + in2(W2) + 2k − out1(W1) − out2(W2).
Hence, by (2), (3) and (4), we obtain
deg(W ) ≥ in(W ) − out(W ) + 2k − 2e ≥ in(W ) − out(W ) + k.
Case 2. Suppose that out1(W1) < k and out2(W2) < k. For i = 1, 2, we have degi(Wi) ≥ ini(Wi),
so
deg1(W1) + deg2(W2) ≥ in1(W1) + in2(W2).
So, by (3) and (4), deg(W ) ≥ in(W ) ≥ in(W ) − out(W ) + min{out(W ), k}.
Case 3. Suppose that out1(W1) < k and out2(W2) ≥ k. Then, deg1(W1) ≥ in1(W1) and deg2(W2) ≥
in2(W2) + k − out(W2). So,
deg1(W1) + deg2(W2) ≥ in1(W1) + in2(W2) + k − out2(W2).
By (2), (3), et (4), we obtain:
deg(W ) ≥ in(W ) + k − out(W ) + out1(W1) − 2e.
Moreover, by construction, out1(W1) ≥ 2e since each vertex of W1 incident to an edge of M
satisfies out1 ≥ 2. Hence,
deg(W ) ≥ in(W ) − out(W ) + k.
2
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3.1.2 First constructive process for odd k
Construction. Let k = 2p + 1 be odd. For i = 1, 2, let Ni = (Gi, ini, outi) be an (ni, k, r)-
network with a set Ai = {v1i , . . . , v
p
i } of p switches in Ni connected to at least two outputs (i.e.
outi(v
j
i ) ≥ 2 for 1 ≤ j ≤ p). Let w1 be a switch of V (G1)\A1 connected to an output (out1(w1) ≥
1) or a vertex of A1 with at least 3 outputs (out1(w1) ≥ 3). Let z2 be the unique switch of N2 with
2r − 1 ports. We construct the (n1 + n2, k, r)-network N1 ⊕ N2 from N1 and N2 as follows: we
remove on each vji one output and we add a link between v
j
1 and v
j
2 for 1 ≤ j ≤ k/2. Moreover we
remove an output to w1 and connect w1 to z2. The network N1 ⊕ N2 has s1 + s2 switches.
We will now prove an analog of Theorem 6 for odd k. Therefore, we need the following well-
known lemma:
Lemma 7 (folklore) Let u and v be two vertices of a graph G. If u and v have both odd degree and
all the other vertices have even degree, then there is a path in G with endvertices u and v.
Theorem 8 Let k = 2p + 1 be odd. Let N1 be a valid (n1, k, r)-network with s1 switches and let
N2 be a valid (n2, k, r)-network with s2 switches containing both at least p switches connected to
at least two ouputs. Then, N1 ⊕ N2 is a valid (n1 + n2, k, r)-network containing s1 + s2 switches.
Proof Let out′ be a faulty output function such that out′(N1 ⊕ N2) = n1 + n2.
Let A′2 be the set of vertices v of A2 such that out(v) ≥ 3 and A
′′
2 = A2 \ A
′
2.
Suppose first that there is a switch s2 of V (G2) \ A′′2 such that out
′(s2) < out(s2). Let M1 =
(G1, in1, sor1) and M2 = (G2, in2, sor2) with sor1(v) = out1(v) if v ∈ V (G1) \ {w1} and
sor1(w1) = out1(w1)−1, and sor2(v) = out2(v) if v ∈ V (G1)\{s2} and sor2(s2) = out2(s2)−1.
For i = 1, 2, the network Mi is a valid (ni, k − 1, r)-network and every vertex v of Ai satisfies
sori(v) ≥ 2 by definition of w1 and because s2 is not in A′′2 . By Theorem 6, M1 ⊕ M2 is a valid
(n1 + n2, k− 1, r)-network. So we can find n1 + n2 edge-disjoint paths in M1 ⊕M2 such that each
vertex v ∈ V is the initial vertex of in(v) paths and the terminal vertex of out′(v) paths and so in
N1 ⊕ N2 since the graph of M1 ⊕ M2 is the one of N1 ⊕ N2 minus the edge w1z2.
Suppose now that for every vertex v of V (G2)\A′′2 , out
′(v) = out(v). Let p2 = out(V (G2))−
out′(V (G2)), J2 = {j, 1 ≤ j ≤ p and out′(v
j
2) < out(v
j
2)}. Clearly |J2| = p2. Set J1 =
{1, 2, . . . , p} \ J2.
Let us define out′1 by out
′
1(v) = out
′(v) + 1 if v ∈ {vj1, j ∈ J1}∪ {w1} and out
′
1(v) = out
′(v)
if v ∈ V (G1) \ ({v
j
1, j ∈ J1} ∪ {w1}). Let w2 be a vertex of V (G2) \ A
′′
2 . Let us define out
′
2 by
out′2(v) = out
′(v) − 1 if v ∈ {vj2, j ∈ J1 \ {w2}}, out
′
2(v) = out
′(v) if v ∈ V (G2) \ ({v
j
2, j ∈
J1} ∪ {w2}) and out′2(w2) = out(w2) − 2 if w2 ∈ {v
j
2, j ∈ J1} and out
′
2(w2) = out(w2) − 1
otherwise.
For i = 1, 2, the function out′i is a faulty output function of Ni. Since Ni is valid, one can find a
set Pi of ni edge-disjoint paths in Ni such that each vertex v ∈ V (Gi) is the initial vertex of in(v)
paths and the terminal vertex of out′i(v) paths. P1 ∪ P2 is almost the set of desired paths. The only
problems are that each vertex of {vj1, j ∈ J1} ∪ {w1} is the end of one path too much and each
vertex of v ∈ {vj2, j ∈ J1} ∪ {w2} is the end of one path too few (If w2 ∈ {v
j
2, j ∈ J1}, then w2 is
INRIA
Design of fault-tolerant on-board network 9
the end of two paths too few). For any j ∈ J1, let Pj be a path P1 ending in v
j
1 and Qj = Pjv
j
1v
j
2
and let P be a path of P1 ending in w1.
Consider the graph H2 obtained from G2 by removing all the edges of the paths in P2. Let us
show that H2 has exactly two vertices with odd degree z2 and w2 unless z2 = w2. Let v be a vertex
of V (G2) \ {w2, z2}. If v ∈ {v
j
2, j ∈ J2} \ {z2}, then out2(v) = 2 and v is the end of no paths
of P2. So the number e(v) of its incident edges in paths of P2 has the same parity than in2(v).
Hence degH2(v) = 2r − out2(v) − in2(v) − e(v) is even. If v ∈ {v
j
2, j ∈ J1} then it is the end
of out2(v) − 2 paths of P2. So the number e(v) of its incident edges in paths of P2 has the same
parity than in2(v) + out2(v). Hence degH2(v) is even. If v ∈ V (G2) \ A2, v is the end of out2(v)
and the start of in2(v) paths of P2. So the number e(v) of its incident edges in paths of P2 has the
same parity than in2(v) + out2(v). It follows that degH2(v) is even. Analogously, one shows that
the degrees of w2 and z2 in H2 are odd unlees w2 = z2.
Thus by Lemma 7, there is a path Q from z2 to w2. Now (P1 ∪ P2) \ ({Pj , j ∈ J1} ∪ {P}) ∪
({Qj , j ∈ J1} ∪ {Q}) is the desired set of paths. 2
3.1.3 Derived upper bound
Observe that if N contains k switches connected to at least two outputs, then N ⊕ N contains also
k such switches and we can apply recursively Theorem 6.
Corollary 9 Let k be an integer. Let N1 be a valid (n, k, r)-network with s switches containing k
switches connected to at least two outputs. For any integer l, Nl = N1 ⊕ Nl−1 is a valid (ln, k, r)-
network with ls switches.
Havet [Hav06], showed that N (1, k, 2) =
⌈
k
2
⌉
and N (2, k, 2) =
⌈
k+2
2
⌉
. Moreover there are
optimum networks having all their switches adjacent to at least two outputs. We generalize these
results, for general r:
Proposition 10 N (1, k, r) =
⌈
k
2r−2
⌉
and N (2, k, r) =
⌈
k+2
2r−2
⌉
. Moreover, there are optimum
networks having all their switches adjacent to at least 2r − 2 outputs.
Proof Consider the network N1 (resp. N2) with s switches v1, . . . , vs such that v1 is a 0|2r − 1-
switch (resp. 1|2r−2-switch), vs is a 1|2r−2-switch, each vi, 2 ≤ i ≤ s−1 is a 0|2r−2-switch and
(v1, v2, . . . , vl) is a path. It is easy to check that N1 and N2 are a valid (1, (2r−2)s, r)-network and
a valid (2, (2r−2)s−2, r)-network. It follows that N (1, k, r) ≤
⌈
k
2r−2
⌉
and N (2, k, r) ≤
⌈
k+2
2r−2
⌉
by Proposition 1.
Moreover, the above upper bounds is tight since a valid network must be connected. 2
Corollary 11
N (n, k, r) ≤
⌈
k + 2
2r − 2
⌉
n
2
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3.2 Second constructive process
Construction. Let k be an even integer and r ≥ k/2. For i = 1, 2, let Ni = (Gi, ini, outi) be an
(ni, k, r)-network containing an r−k/2|r-switches ui. We construct the (n1+n2−(r−k/2), k, r)-
network N1 ⊗ N2 = (G, in, out) from N1 and N2 as follows: we remove on each ui k/2 outputs
and we identify u1 and u2 in order to obtain an r − k/2|r − k/2-switch u∗.
Theorem 12 Let k be an even intger and r ≥ k/2. Let N1 = (G1, in1, out1) be a valid (n1, k, r)-
network with s1 switches and let N2 = (G2, in2, out2) be a valid (n2, k, r)-network with s2 switches
both containing at least one r − k/2|r. Then, N1 ⊗ N2 = (G, in, out) is a valid (n1 + n2 − (r −
k/2), k, r)-network containing s1 + s2 − 1 switches.
Proof Let out′ be a faulty output function on N1 ⊗N2. We will exhibit a set P of n1 +n2 − (r−
k/2) edge-disjoint paths such that any vertex v of V (G) is the initial vertex of in(v) paths and the
terminal vertex of out(v) paths. Let f1 be the number of faults on the vertices of V (G1)\{u1} and f2
be the number of faults on the vertices of V (G2) \ {u2}. Let us define out′1 a faulty output function
on N1 such that out′1(v) = out
′(v) for any vertex v ∈ V (G1) \ {u1} and out′1(u1) = out(u1)+ f2.
Similarily, we define out′2 a faulty output function on N2 such that out
′
2(v) = out
′(v) for any vertex
v ∈ V (G2) \ {u2} and out′2(u2) = out(u2) + f1. Since for i = 1, 2, Ni is valid, there exists a set
Pi of edge-disjoint paths such that any vertex v ∈ V (Gi) is the initial vertex of ini(v) paths and the
terminal vertex of outi(v) paths. The set P = P1 ∪ P2 is almost the desired set. The vertex u∗ is
the end of r − k/2 paths too much and the beginning of r − k/2 paths too much. It suffices now to
link an entering path with a leaving path. That completes the proof.
2
If N contains two r − k/2|r-switches, then N ⊗N contains also two such switches and we can
apply recursively Theorem 12.
Corollary 13 Let k be an integer. Let N1 be a valid (n, k, r)-network with s switches containing two
r−k/2|r-switches. For any integer l, Nl = N1⊗Nl−1 is a valid (ln−(l−1)(r−k/2), k, r)-network
with ls− (l − 1) switches.
Corollary 14
N (n, k, r) ≤
⌈
n
r − dk/2e
⌉
Proof By Proposition 1, it suffices to prove the result for even k.
Suppose r > k/2 and k is even, the (2r−k, k, r)-network consisting of two (r−k/2, r)-switches
joined by k/2 edges is trivially valid. Hence, by Corollary 13, N (n, k, r) ≤
⌈
n
r−k/2
⌉
. 2
However this upper bound may be improved for k ≥ 3 using better initial network.
Theorem 15 For k ≥ 3 and r ≥ k/2,
N (n, k, r) ≤
r − 2 + dk/2e
r2 − 2r + dk/2e
n + O(1)
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Proof By Proposition 1, it suffices to prove the result for even k.
Let H be the (r2−r, k, r)-network depicted in Figure 6 with r ≥ k/2. It is composed of r−1+k/2
switches:
- two (r − k/2|r)-switches u1, u2,
- k/2 (r − 1|2)-switches b1, . . . , bk/2 and
- r − 3 (r − k/2|r)-switches s1, . . . , sr−3.
Each ui is connected to all bj . Each si is connected to all bj . Using Lemma 5, it is easy to
check the validity of the network H . Let W be an essential set of vertices. Let SW be the set of
(r − k/2|r)-switches contained in W . Suppose that |SW | = j (1 ≤ j ≤ r − 2). By the observation
made in the proof of Lemma 5, we can assume that W contains all the bi for 1 ≤ i ≤ k/2. Now,
ε(W ) = deg(W )− in(W ) + out(W )−min{out(W ), k} = (r − 1− j)k/2− ((r − k/2)j + (r −
1)k/2) + j · r + k/2 · 2−min{out(w), k} = k −min{out(W ), k} ≥ 0. Hence, the network H is
valid.
From H and Theorem 12, we can construct the valid (n, k, r)-network depicted in Figure 7.
Proposition 15 follows. 2
4 Lower bounds
4.1 General lower bound
Let G = (V, E) be a graph and p an integer : A p-quasi-partition of G is a set {A1, A2, . . . , Am} of
subsets of V , such that :
1. For every 1 ≤ i ≤ m, the subgraph induced by Ai, G[Ai], is connected;
2. For every 1 ≤ i ≤ m, p/2 ≤ |Ai| ≤ p;
3. V =
⋃m
i=1 Ai and
∑m
i=1 |Ai| < |V | + |{Ai, |Ai| >
2p
3 }|.
Lemma 16 Let p be a real and G be a connected graph of order at least p/2. Then G admits a
p-quasi-partition.
Proof Since a connected graph has a spanning tree, it suffices to prove the result for trees. We
prove it by induction on |V (A)| the result being trivial if |V (A)| ≤ p.
Let A be a tree of order at least p/2. Let Ep be the set of edges of A such that the two components
of A−e have at least p vertices. The p-heart of A, denoted by Hp, is the subtree induced by the edges
of Ep if Ep is not empty, and the tree reduced to the unique vertex x such that all the components of
A − x have less than p vertices.
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Let u be a leaf of Hp. Let C1, . . . , Cl the components of A − Hp which are connected to u.
By definition of Hp, each of the Ci has less than p vertices and
∑
|Ci| + 1 ≥ p. Without loss of
generality, we may assume that the Ci are numbered in decreasing size |C1| ≥ |C2| ≥ · · · ≥ |Cl|.
If C1 has at least p/2 vertices. By induction, the tree A−C1 has a p-quasi-partition{A1, A2, . . . , Am}.
Setting Am+1 = V (C1), then one verifies easily that {A1, A2, . . . , Am, Am+1} is a p-quasi-partition
of A since A − C1 ∩ C1 = ∅.
If not, let i be the smallest integer such that
∑i
j=1 |Cj | ≥ 2p/3. Since the components are
numbered in decreasing size then
∑i
j=1 |Cj | < p. By induction, the tree A
′ = A −
⋃i
j=1 V (Cj)
has a p-quasi-partition {A1, A2, . . . , Am}. Then setting Am+1 =
⋃i
j=1 V (Cj) ∪ {u}, one verifies
easily that {A1, A2, . . . , Am, Am+1} is a p-quasi-partition of A since A′ ∩ Am+1 = {u}.
2
Theorem 17
N (n, k, r) ≥
3n + k
2r − 2 + 3r
2
k
Proof Let N = (G, in, out) be a valid (n, k, r)-network and s its number of switches. Set
p = kr and let {A1, A2, . . . , Am} be a p-quasi-partition of G. Let m1 = |{Ai, |Ai| ≤
2p
3 }| and
m2 = |{Ai, |Ai| >
2p
3 }|.
Since a switch is adjacent to at most r outputs (otherwise, it has negative excess) then by the cut
criterion for every i, deg(Ai) ≥ in(Ai). Hence 2(r − 1)|Ai|+ 2 ≥ 2in(Ai) + out(Ai). Let us sum
all these inequalities,
2m + 2(r − 1)
m
∑
i=1
|Ai| ≥ 2
m
∑
i=1
in(Ai) +
m
∑
i=1
out(Ai)
2m + 2(r − 1)(s + m2) ≥ 2in(G) + out(G)
2m1 + 2rm2 + (2r − 2)s ≥ 3n + k
Now s ≥ p2m1 +
2p
3 m2, so
3r
p
s ≥
3r
2
m1 + 2rm2 ≥ 2m1 + 2rm2.
Hence,
3rs
p
+ (2r − 2)s ≥ 3n + k, so s ≥
3n + k
2r − 2 + 3rp
.
2
4.2 Optimal lower bounds when k ≤ 6
Bermond, Pérennes and Tóth [BPT01] proved:
• for k ∈ {1, 2}, N (n, k, 2) = n,
INRIA
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• for k ∈ {3, 4}, N (n, k, 2) =
⌈
5n
4
⌉
, and
• for k ∈ {5, 6}, N (n, k, 2) = n +
n
4
+
√
n
8
+ Θ(1).
We present now some optimal bounds for N (n, k, r) with k ≤ 6 and r ≥ 3.
Proposition 18 In a minimum (n, k, r)-network, there is no switch with r (or more) inputs.
Proof Let N be a valid (n, k, r)-network containing a switch s with in(v) ≥ r. If in(v) > r or
in(v) = r and out(v) ≥ 1 then {v} has negative excess which contradicts the cut criterion. If not,
s is incident to r links e1, . . . , er. Then the (n, k, r)-network obtained from N by removing s and
adding one input to the endvertex of each ei is also valid and N is not minimum, a contradiction. 2
Corollary 19
N (n, k, r) ≥
⌈
n
r − 1
⌉
Proof By Proposition 18, in a minimum (n, k, r)-network, the number of inputs n is at most r−1
times the number of switches. 2
For k ∈ {1, 2}, this lower bound matches the upper one given by Corollary 14.
Theorem 20
N (n, 1, r) = N (n, 2, r) =
⌈
n
r − 1
⌉
For larger value of k, we generalize the notion of block introduced in [BPT01]. We call a
switch with r − 1 inputs, block switch, and the non block switches, S-switches. We define blocks
as maximum connected components made of block switches. The block properties presented in
[BPT01] immediately extend to our case :
Proposition 21 Let N be a minimum (n, k, r)-network for k ≥ 3. Then the following hold:
- the blocks of N are trees and contain at most 2 outputs;
- for any block B of N , deg(B) = in(B) + 2− out(B).
Let us introduce some notations.
Let 0 ≤ i ≤ r − 1 and 0 ≤ o ≤ 2. We denote by Si the set of switches with i inputs and si its
cardinality. We denote Bo the set of blocks with o outputs and bo its cardinality. We call Bo-block a
block in Bo. The number of Bo-switches is denoted to. Hence, the total number of block switches is
sr−1 = t0 + t1 + t2.
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We call S-switch a swicth of S. Let si|o denote the number of i|o-switches, sS the number of S-
switches and eS the number of edges whose endvertices are both S-switches.
Finally, s denotes the total number of switches of the network.
Let N be an (n, k, r)-network. Then ε′(N) = 1 if an S-switch is defective, ε′(N) = −1 if a
block switch is defective and ε′(N) = 0 otherwise.
Proposition 22 Let N be a minimum (n, k, r)-network.
(r−2,r)
∑
(i,o)=(0,0)
si|o + t0 + t1 + t2 = s (5)
(r−2,r)
∑
(i,o)=(0,0)
i.si|o + (r − 1)(t0 + t1 + t2) = n (6)
(r−2,r)
∑
(i,o)=(0,0)
o.si|o + b1 + 2b2 = n + k (7)
−
(r−2,r)
∑
(i,o)=(0,0)
(2r − i − o)si|o + (r − 1)(t0 + t1 + t2) + 2eS + 2b0 + b1 = ε
′(N) (8)
b2 ≤ t2 (9)
Proof
Eq.(5), Eq.(6) and Eq.(7) count the number of respectively switches, inputs and outputs in the
network.
Eq.(8) counts the number of edges between blocks and S-switches. The number of edges leaving
theB0-blocks (resp. B1-blocks, B2-blocks) is (r−1)t0+2b0 (resp. (r−1)t1+b1, (r−1)t2) decreased
by 1 if a block switch is defective; the number of edges leaving the S-switches is
∑(r−2,r)
(i,o)=(0,0)(2r −
i − o)si|o − 2eS decreased by 1 if an S-switch is defective.
Eq.(9) expresses the fact that a B2-block contains at least one switch.
2
Proposition 23 For r ≥ 3 and k ≥ 3,
N (n, k, r) ≥
⌈
rn + 12 (k − ε(k))
r2 − 2r + 2
⌉
Proof Observe that : (r − 2)sS ≥
r−2,r
∑
(i,o)=(0,0)
i.si|o ≥ n − (r − 1)(t0 + t1 + t2). Hence,
sS ≥
n − (r − 1)sr−1
(r − 2)
(10)
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Now, detail the ports of the S-switches :
2rsS =
∑(r−2,r)
(i,o)=(0,0)(2r − i − o)si|o +
∑(r−2,r)
(i,o)=(0,0) i.si|o +
∑(r−2,r)
(i,o)=(0,0) o.si|o
= (r − 1)(t0 + t1 + t2) + 2b0 + b1 +
∑(r−2,r)
(i,o)=(0,0) i.si|o +
∑(r−2,r)
(i,o)=(0,0) o.si|o by Eq. (8)
= n + 2b0 + b1 +
∑(r−2,r)
(i,o)=(0,0) o.si|o − ε
′(N) by Eq. (6)
= n + 2b0 + n + k − 2b2 − ε′(N) by Eq. (7)
≥ 2n + k − 2sr−1 − ε
′(N) by Eq. (9)
sS ≥
2n− 2sr−1 + k − ε′(N)
2r
(11)
The inequalities (10) and (11) give a lower bound of s = sS + sr−1 :
s ≥ max
{
sr−1 +
n − (r − 1)sr−1
r − 2
, sr−1 +
2n − 2sr−1 + k − ε′(N)
2r
}
.
One of these two functions (of sr−1) increases while the other decreases, thus the minimum is
achieved when the two bounds are equal that is when sr−1 =
2n− 1
2
(r−2)(k−ε′(N))
r2−2 r+2 . We obtain
s ≥
rn + 12 (k − ε(k))
r2 − 2 r + 2
. 2
The lower bound of this proposition matches the upper one given by Theorem 15.
Corollary 24 For k ∈ {3, 4} and r ≥ 3, N (n, k, r) =
r
r2 − 2 r + 2
n + Θ(1).
We will now get better lower bounds provided that k ≥ 5. Therefore we provide new inequalities
satisfied by a valid (n, k, r)-network if k ≥ 5. Therefore, we define ε′′(N) = 1 if a switch less than
r − 2 inputs is defective, and ε′′(N) = 0 otherwise. Note that a switch in a B2-block may not be
defective.
Proposition 25 If k ≥ 5 and r ≥ 4, a valid (n, k, r)-network N satisfies the following inequalities
:
b1 ≤ t1 (12)
(2r + 2)sr−1 + (2r − 6)sr−2 −
r−3
∑
j=0
2j · sr−3−j + k ≤ 6s (13)
Proof Eq.(12) expresses the fact that a B1-block contains at least one switch.
Let us now show Eq.(13). Let H = B0 ∪ B1 ∪ B2 ∪ Sr−2 and H ′ = H \ B2.
We have out(H)+out(H) = in(H)+in(H)+k so out(H)−in(H) = k+in(H)−out(H) =
k + (r − 1)Sr−1 − b1 − 2b2 +
∑4
o=0(r − 2 − o)sr−2|o.
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Let us now compute deg(H) = deg(H). Since there is no edge between blocks, deg(H) =
deg(H ′) +
∑
B∈B2
deg(B) − 2e with e the number of edges between B2-blocks and switches of
Sr−2.
By the cut criterion, deg(H ′) ≥ in(H ′) − out(H ′) ≥ (r − 1)(t1 + t0) − b1 +
∑4
o=0(r − 2 −
o)sr−2|o.
A B2-block B is not adjacent to a switch v of type r − 2|3 or r − 2|4 otherwise B ∪ {v} has
negative excess which is impossible. Let aj be the number of links leaving the B2-blocks and joining
the switches of Sr−2 connecting to o outputs for 0 ≤ o ≤ 2. If o = 1, 2, two links leaving B2-blocks
cannot join a same switch of type r − 2|o otherwise the union of this switch and the two B2-blocks
connected to it has negative excess, so aj ≤ sr−2|j for j = 1, 2. Three links leaving B2-blocks
cannot join a same switch of type r − 2|0 otherwise the union of this switch and the three B2-blocks
connected to it has negative excess, so 2a0 ≤ sr−2|0. Thus we have e ≤ sr−2|1 + sr−2|2 + 2sr−2|0.
Hence we obtain : deg(H) ≥ (r − 1)(t2 + t1 + t0)− b1 + (r − 6)(sr−2|4 + sr−2|2 + sr−2|0) +
(r − 5)(sr−2|3 + sr−2|1). So
deg(H) + out(H) − in(H) ≥ k + 2(r − 1)sr−1 − 2b1 − 2b2 + (2r − 12)sr−2|4
+(2r − 10)(sr−2|3 + sr−2|2) + (2r − 8)(sr−2|1 + sr−2|0)
By (12) and (9), b1 ≤ t1 and b2 ≤ t2, so
deg(H) + out(H) − in(H) ≥ k + 2(r − 2)sr−1 + (2r − 12)sr−2 (14)
Now deg(H)+ out(H)− in(H) ≤
∑
v∈H(deg(v)+ out(v)− in(v)) ≤
∑
v∈H(2r− 2in(v)).
deg(H) + out(H) − in(H) ≤
r−3
∑
j=0
(6 + 2j)sr−3−j (15)
Combining (14) and (15), we obtain (13). 2
Proposition 26 For r ≥ 7 and k ≥ 5,
N (n, 6, r) ≥
(r + 1)n + k
r2 − 2r + 3
Proof We have n− (r − 3)s =
∑r−1
i=0 (i− r + 3)si = 2sr−1 + sr−2 −
∑r−3
j=0 j · sr−3−j . Hence
if r ≥ 7, by (13), we obtain 6s ≥ k + (r + 1)(n − (r − 3)s). So s ≥ (r+1)n+kr2−2r+3 . 2
We conjecture that this lower bound is also true when r ≤ 7.
The lower bound of Proposition 26 matches the upper one given by Theorem 15.
Corollary 27 For k ∈ {5, 6} and r ≥ 7, N (n, k, r) =
r + 1
r2 − 2r + 3
n + Θ(1).
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u1 u2 u3 u4
v1 v2 v3 v4
0|2 0|1 0|1 0|2
1|11|01|01|1
Figure 1: A first solution: the network N1.
1|2
0|01|2 1|2
1|2
Figure 2: A best solution: the network N2.
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Figure 3: The first constructive process for k even.
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w1
N1
A2
N2
A1
z2
Figure 4: The first constructive process for k odd.
r− k/2|r
u1
r− k/2|r
u2
N2N1
(a)
r− k/2|r
N1 ⊗N2
u∗
(b)
Figure 5: The second constructive process.
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r − k/2|r
r − 1|2
r − 1|2
×(r − 3)
k/2
· · ·r − k/2|r r − k/2|r
u1 u2
bi
sj
Figure 6: A (r2 − r, k, r)-network with k ≥ 2 and r ≥ k/2.
r − k/2|r
r − 1|2
r − 1|2
×(r − 3)
k/2
· · ·r − k/2|r r − k/2|r − k/2
r − k/2|r
r − 1|2
r − 1|2
×(r − 3)
k/2
· · · r − k/2|r − k/2
r − k/2|r
r − 1|2
r − 1|2
×(r − 3)
k/2
· · ·· · · r − k/2|r
Figure 7: A (n, k, r)-network with k ≥ 2 and r ≥ k/2.
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